Thinking on the "IP is the address of the last retired instruction + 1" idea, since a CPU can decode more than one instruction per-cycle because of its multiscalar nature, does it mean that the instruction pointer can grow faster than +1 per cycle (for example in a a sequential blob of instructions without jumps or loops)?
↧